PFT - A low overhead predictability enhancement technique for non-preemptive NoCs
نویسندگان
چکیده
Performance predictability in Networks-onChip usually comes with high area and energy overheads. As an alternative approach, this paper presents a low overhead technique called Priority Forwarding and Tunnelling (PFT) which aims to enhance performance predictability in simple non-preemptive NoC routers. It addresses the negative impact of Head-of-line (HOL) blocking by temporarily boosting the priority of low priority packets that prevent the timely transmission of high priority packets. Further HOL blocking is prevented by opening priority tunnels across the NoC, preventing lower priority packets from acquiring output ports that will be needed by high priority packets in the near future. Extensive evaluation using the R3 NoC under different traffic loads shows the effectiveness of the proposed technique and quantifies the required hardware
منابع مشابه
FIFO with Offsets: High Schedulability with Low Overheads
The OS scheduler’s memory and runtime overheads form crucial design constraints for embedded systems implemented on low-cost hardware platforms. Table-driven scheduling can provide a high level of schedulability; however, it also consumes significant amounts of memory. By contrast, effective non-preemptive scheduling policies, such as the non-workconserving Critical-Window EDF (CW-EDF), have lo...
متن کاملOptimal Path Diagnosis by Genetic Algorithm for NoCs
Nowadays Network-on-Chips is used instead of System-on-Chips for better performance. This paper presents a new algorithm to find a shorter path, and shows that genetic algorithm is a potential technique for solving routing problem for mesh topology in on-chip-network.
متن کاملAdaptive Router Design for Networks-On-Chip on FPGA using Buffer Resize Technique
Compared to buses Networks-on-chip have a relative area and delay overhead. These can be reduced in application specific systems where heterogeneous communication infrastructure provide high bandwidth in a localized fashion and reduce underutilized resources. For general purpose systems, design time techniques are not efficient. One important technique for improving area and/or performance of N...
متن کاملFT-Z-OE: A Fault Tolerant and Low Overhead Routing Algorithm on TSV-based 3D Network on Chip Links
Three-dimensional Network-On-Chips (3D NOC) are the most efficient communication structures for complex multi-processor System-On-Chips (SOC). Such structures utilize short vertical interconnects in 3D ICs together with scalability of NOC to improve performance of communications in SOCs. By scaling trends in 3D integration, probability of fault occurrence increases that leads to low yield of li...
متن کاملA Low Overhead Fault Reporting Scheme for Resilient 3D Network-on-Chip Applications
Recently three-dimensional Networks-on-Chips (3D NoCs) ranging from regular to highly irregular topologies have been realized as efforts to improve the performance of applications in both general purpose and application-specific multi-core domain. However, faults can cause high contentions in NoCs. As a solution, adaptive routing algorithms are used. On the other hand, these algorithms have hig...
متن کامل